I. INTRODUCTION
There has been a lot of focus on the device performance of SiGe pMOSFETs with high-k/metal gate stacks from the perspective of digital metrics [1] [2] [3] [4] , however, there has been very little attention on the self-gain of such devices. Lindgeren et al [5] reported compressively strained SiGe pMOSFETs with 30% enhancement in the self gain due to mobility enhancement compared with the Si control device, however 0.3 µm gate length devices with poly gates and silicon dioxide gate dielectrics were used. For CMOS implementation in mixed-signal applications, it is important for the self-gain of highly scaled devices in advanced technology nodes to be evaluated. The self-gain (A V ), which is the ratio of the transconductance (g m ) to the drain conductance (g DS ), is an important metric used by the international technology roadmap for semiconductors (ITRS) by suppressed boron diffusion due to compressive strain. performed. Details of the fabrication process are given elsewhere [7] . Si control pMOSFETs were co-fabricated under the same processing conditions. Fig.1 shows a cross sectional TEM image of a strained SiGe pMOSFETs.
II. DEVICE FABRICATION

III. ELECTRICAL RESULTS AND DISCUSSION
MOSFET scaling boosts the cut-off frequency (f t ) but degrades the self-gain. The MOSFET cut-off frequency increases as the gate length (L G ) is reduced whereas the self-gain reduces with L G due to drain induced barrier lowering (DIBL) [8] . As the MOSFET L G is scaled, there is an increase in the drain conductance (g DS ) due to short channel effects like DIBL, channel length modulation and substrate-current induced body effect [8] . [6] . The short channel strained SiGe devices performed significantly better with the gain enhancement compared with the Si control increasing as the gate length is reduced.
The self-gain enhancement of the SiGe device compared with the Si control device is 125%
and 700% at 100 nm and 55 nm L G respectively. Fig. 4 shows the percentage enhancement in the self-gain of the SiGe device compared with the Si control device as a function of the L G .
Unlike most performance enhancement metrics, the enhancement in the self-gain increases as L G is reduced which is very encouraging for the implementation of such devices in mixed-signal RFCMOS.
The improved mixed-signal performance of the strained SiGe devices is due to two factors. These are the improved on-state performance due to hole mobility enhancement from compressive strain and the improved electrostatic integrity from lower subthreshold drain conductance. The effective mobility (µ EFF ) was extracted from the 1 µm gate length and 10 µm gate width pMOSFETs using the split CV technique. that the mobility enhancement of 75% reported here is optimum for 23% Ge content.
The self-gain can be expressed as the product of the transconductance-efficiency (g m /I DS ) and the Early voltage (V EA =I DS /g DS ) [15] . The Early voltage (V EA ) is a measure of electrostatic integrity and is inversely related to drain induced barrier lowering (DIBL). It was
shown by Huang et al [8] that DIBL is related to the effective channel length (L EFF ) through a negative exponential, hence DIBL increases rapidly as L EFF is reduced. The parameter L EFF is the difference between the lithographic gate length (L G ) and the dopant out-diffusion length (∆L) [16] which in turn dependent on the diffusivity of the junction dopant (boron for pMOSFETs) in the semiconductor. Boron is known to have a suppressed diffusivity in compressively strained SiGe [17] [18] [19] , hence the L EFF is expected to be longer in the SiGe devices due to less lateral diffusion of the junction implants into the channel. To verify this, L EFF of the devices were extracted using the shift and ratio method [20] . The L EFF extracted for the 100 nm gate length Si and SiGe device was 65 nm and 90 nm respectively. The larger L EFF in the SiGe device results in higher V EA and output resistance [8] . Sub-surface punch-through is also likely to be reduced in the strained SiGe devices compared with the Si control because sub-surface boron diffusion will be less in the strained SiGe device. Hence, similar to the self-gain, as the devices are scaled, the improved DIBL in the strained SiGe device compared with the Si control becomes more evident. Improved electrostatic integrity in the short channel SiGe devices correlates with improved self-gain.
The increasing performance enhancement in the self-gain of the SiGe device as L G is reduced is due to two mechanisms. At long gate lengths, the self-gain enhancement is due to higher g m from enhanced hole mobility and at short gate lengths the self-gain enhancement is due to both higher g m and lower g DS . These results show that highly scaled SiGe pMOSFETs 7 have good analog potential, which is promising for analog/mixed-signal applications implemented in deep submicrometer CMOS technology.
IV. CONCLUSION
SiGe pMOSFETs with HfSiO x /TiSiN gate stacks exhibit 125% and 700% enhancement in the self gain compared with the Si control devices at 100 nm and 55 nm gate length respectively.
The enhancement in self-gain is due to 75% mobility enhancement from compressive strain 
